Add Proposal | Add Analysis | Edit Class, Environment, or Release |
Number | 311
|
Category | errata
|
Synopsis | Problem with loads in VPI
|
State | open
|
Class | errata-ptf
|
Arrival-Date | Mar 24 2003
|
Originator | James J. Kulikowski <jjk@cadence.com>
|
Release | 2001b
|
Environment |
|
Description |
There is a situation which is not covered by the loads iteration in VPI. For example: module foo; tri t; ram r0 (a, write, read, !t); ... endmodule If we iterate on loads for "t" what should we get for the expression that is an actual for a port of module "r0"? |
Fix |
|
Audit-Trail |
|
Unformatted |
|
Hosted by Boyd Technology