Add Proposal | Edit Analysis | Edit Class, Environment, or Release |
Number | 272
|
Category | errata
|
Synopsis | Nonconstant parameter assignments in module instantiations (A.4.1)
|
State | analyzed
|
Class | errata-discuss
|
Arrival-Date | Jan 24 2003
|
Originator | "Brad Pierce" <Brad.Pierce@synopsys.com>
|
Release | 2001b: Syntax 12-2, A.4.1
|
Environment |
|
Description |
What is the motivation for requiring constant expressions in defparams and parameter declarations, but not in the parameter value assignments in module instantiations. That is, in A.4.1, why don't ordered_parameter_assignment and named_parameter_assignment require constant_expression? -- Brad |
Fix |
In Syntax 12-2 and in A.4.1 REPLACE ordered_parameter_assignment ::= expression named_parameter_assignment ::= '.' parameter_identifier '(' [ expression ] ')' WITH ordered_parameter_assignment ::= constant_expression named_parameter_assignment ::= '.' parameter_identifier '(' [ constant_expression ] ')' |
Audit-Trail |
From: Steven Sharp <sharp@cadence.com> To: etf-bugs@boyd.com, Brad.Pierce@synopsys.com Cc: Subject: Re: errata/272: Nonconstant parameter assignments in module instantiations (A.4.1) Date: Fri, 24 Jan 2003 13:58:02 -0500 (EST) > >What is the motivation for requiring constant expressions in defparams >and parameter declarations, but not in the parameter value assignments >in module instantiations. That is, in A.4.1, why don't >ordered_parameter_assignment and named_parameter_assignment require >constant_expression? These certainly have to be constant expressions. I'm not sure whether they have to conform to the same restrictions as defparams, though. For example, XL appears to allow hierarchical names in module instantations but not in defparams. Steven Sharp sharp@cadence.com From: Shalom.Bresticker@motorola.com To: Brad.Pierce@synopsys.com Cc: etf-bugs@boyd.com Subject: Re: errata/272: PROPOSAL - Nonconstant parameter assignments in module instantiations (A.4.1) Date: Sun, 26 Jan 2003 05:25:30 +0200 (IST) Not so fast. Steven Sharp pointed out that Verilog-XL seems to allow hierarchical references in module instance parameter assignments, which constant_expression does not allow. > ordered_parameter_assignment ::= constant_expression > named_parameter_assignment ::= '.' parameter_identifier '(' [ constant_expression ] ')' Analyzed by etf@boyd.com on Mon Aug 25 03:47:03 2003 This is just to delete old proposal. |
Unformatted |
|
Hosted by Boyd Technology